ABSTRACT The parasitic circuit elements significantly affect rectification performance of metal-oxidesemiconductor field-effect transistor devices. In this paper, we develop a gate-source parasitic capacitance reduction technique by shifting the source lightly doped drain region and analyze the effectiveness on the improved performance of complementary metal-oxide-semiconductor (CMOS) terahertz (THz) detectors. It is experimentally found that for a 0.65-THz integrated CMOS detector, the maximum improvement of voltage responsivity and noise-equivalent power can be 155% and 70%, respectively, by suppressing the gate-source parasitic capacitance. The device simulation further quantitatively evaluates the gate-source parasitic capacitance under different gate-source overlap areas in the novel fabricated transistor structure. It reveals that a smaller gate-source overlap area can result in a lower gate-source parasitic capacitance, which is more favorable for reducing input THz signal leakage and therefore for increasing the THz responsivity. The works open a wide range of possibilities for the ease of design and fabrication of the high-performance THz detectors in standard CMOS technology.
I. INTRODUCTION
Complementary Metal Oxide Semiconductor (CMOS) Terahertz (THz) detectors have attracted great interest in room temperature THz imaging [1] - [3] due to their excellent advantages such as low cost, low power consumption and large-scale integration of circuits by using readout electronics and on-chip signal processors. To enhance the detectors' performance, several CMOS techniques with high-frequency capabilities have been applied. These techniques include fully-integrated SiGe-based BiCMOS technology [4] , the thinned substrate technology with the reduction of the signal losses in the substrate [5] and the more advanced 65 nm Silicon-On-Insulator (SOI) technology [6] or by modified circuit concepts with a careful design of the gate length of MetalOxide-Semiconductor Field-Effect Transistors (MOSFETs), a thinned substrate and a proper connection of the integrated antenna [7] . Although these detectors achieve high performance, the fabrication of THz detectors needs to change standard CMOS production process or require dedicated manufacturing facilities as well as much more advanced technologies, which inevitably imposes a burden on fabrication cost and makes the THz imaging more expensive for commercial applications. Compared with these advanced technologies, device structure engineering has been adopted to improve the performance of CMOS THz detectors. MOSFETs with asymmetric-structure have shown better THz performance. These asymmetries include the asymmetry by using an external capacitance [8] , the asymmetry in the source and drain boundary conditions [9] and by applying an additional dc current between source and drain terminals [10] - [14] . Additionally, careful MOSFET structural parameters design can also enhance the detector performance well [15] . On the other hand, it is worth to stress that the parasitic elements introduced by the fabrication flow of MOSFETs often have a negative impact on the performance of CMOS THz detectors. However, little research has been done to reduce the influence of parasitic capacitance in the asymmetric-structure. To reduce this parasitic effect, the relevant research works are very necessary.
In this paper, we demonstrate performance improvement of the MOSFET-based THz detector by reducing the device's gate-source parasitic capacitance based on a standard CMOS process. A novel method by implanting asymmetric lightly doped drain (LDD) regions at the source-drain terminals without modifying standard CMOS process flow is proposed and the integrated CMOS THz detectors working at 0.65THz with different gate-source overlap regions were constructed. The voltage responsivity R V and NEP characteristics of the THz detectors were then experimentally analyzed in combination with device simulation. Fig. 1 illustrates the principle diagram of the THz detector. The self-mixing CMOS THz detector includes two parts: a Si-based MOSFET and an integrated metal patch antenna. Incident THz signal, received by the antenna structure, can be efficiently converted into the input signal of MOSFET at the source terminal. A DC bias V GS is applied between the gate and source terminals. The MOSFET structure operating at a non-resonant mode can detect the THz wave power by measuring the dc voltage at the drain terminal. The parasitic capacitance at the source terminal may significantly affect the THz response. As shown in Fig.1 , a part of THz signals will leak through the parasitic capacitance C GS , which seriously attenuates the THz signal input to the channel. To study the influence of the gate-source capacitance on the characteristics of THz detectors, the novel MOSFET structures with the asymmetric source-drain LDD regions were fabricated in 0.18 µm standard CMOS technology. Fig. 2 (a) and (b) show the fabrication process flow and the cross-sectional view for MOSFET structure with asymmetric source-drain implantation, respectively. In the standard CMOS technology, after the formation of shallow trench isolation (STI), the implantation of P-well and N-well and thermal annealing are performed in turn. Then, the gate oxide is grown and the poly-Si gate is deposited and etched. After that, the source and drain structures including LDD implantation are fabricated by gate-self-aligned technique, where the poly-Si gate together with N + Source/Drain (NSD) structure are used as the pattern mask. Although the self-alignment gate technique can reduce the gate-source/drain overlap, there still exists a relatively large overlap area between the gate and the LDD region after subsequent thermal treatment, which may lead to the degradation of THz detector performance. Different from the conventional one, in the novel fabrication method, a source block is added on NSD mask for reducing the gate-source overlap region. As shown in Fig.2 (b) , by shifting the block left with a displacement of W S relative to the standard structure, the source LDD implantation region can be forced to move away from the channel, resulting in the reduction of the overlap area between the source and gate terminals. After LDD implantation, gate sidewalls are grown. Finally, N + implantation with the sidewalls is performed to form source and drain of MOSFETs. Because the thickness of the sidewalls is much larger than the displacement of W S , the shift of source LDD region normally does not affect the formation of the source and drain terminals. By the way, the MOSFET structures with various source-gate overlap regions surrounded by STI are fabricated without modifying the poly-Si standard process.
II. EXPERIMENTS AND RESULTS
It is obvious that the larger W S is, the smaller overlap area between gate and source terminals is. However, too large displacement easily results in excess gate parasitic capacitance due to no channel connection with the source terminal. To avoid this case, four appropriate displacements with W S = 10 nm, 20 nm, 30 nm, and 40 nm are selected for NMOSFETs. The channel length and width for all asymmetric devices are 0.5µm and 1µm, respectively. The thickness of the polysilicon gate and gate oxides are 200 nm and 3.9 nm, respectively.
These asymmetric MOSFETs are then integrated with on-chip metal patch antenna working at 0.65 THz, which can be implemented by using the top metal layer in standard CMOS process. In order to obtain high-performance, the patch antenna is carefully considered to match the input impedance of MOSFETs. The input impedances of the asymmetric MOSFETs with different displacements are calculated by Technology Computer Aided Design (TCAD) device simulation. Subsequently, the sizes of metal patch antennas matched with these input impedances are designed and optimized by High Frequency Structure Simulator (HFSS). In the HFSS simulation, the top metal layers in 0.18 µm CMOS technology are used for the patch antenna. The separation of the patch and the ground plane, as well as the thickness of the patch metallization and the dielectric condition, is determined by the given process conditions. The simulation results, including input impedance of NMOSFETs and the gain and S 11 parameters (input reflection coefficient) of the patch antennas, are shown in Table 1 . It is seen that the patch antennas with modified sizes are well matched with these impedances of each modified MOSFET with a different W S . It can ensure that the improvements in detector performance in our work come from the reduction of C GS , not from the changes of input matching. The THz detectors were manufactured using SMIC 0.18 µm standard CMOS technology. Fig. 3(a) displays the micrograph of a 0.65 THz detector die with a patch antenna taken by laser microscope, occupying 80 × 80 µm 2 area. The MOSFET transistor is placed in the center of the patch antenna. The R V and NEP characteristics of the novel fabricated detectors were then experimentally characterized. Fig. 3(b) shows the schematic of the experimental set-up of R v and NEP measurements. The test 0.65 THz light source is generated by VDITx187 signal generator and chopped by a 3 KHz square-wave. By means of two parabolic mirrors, the modulated THz light source is converged into a spot and projected onto the detector. The radiation is received by the integrated patch antenna and the detected THz signal is then imported to the source terminal of MOSFET. Due to the rectifying effect of the MOSFET transistor, the induced voltage response of the detector at the drain terminal is measured by using a lock-in amplifier SR830. Besides, the noise voltage fluctuation spectral density was measured by Agilent 35670A signal analyzer. Note that additional components such as integrated amplifiers are not included in the measurement to avoid excess noise.
Firstly, we tested the basic transfer characteristics of the MOSFET detectors with different displacements. Then, the voltage responsivity R V was measured and calculated by the following formula [16] :
where u is the response voltage amplitude, P total is the total power of the source, S t is the radiation beam spot area and S antenna is the area of the antenna. It is seen that when V GS is changed from 0.1 V to 1 V, the R V increases first and then decreases, showing a maximum value below the threshold voltage. This characteristic is in good agreement with the plasma wave detection theory for FETs THz detectors [17] , [18] . We also found that the larger displacement is, the higher THz responsivity R V of the devices is. Fig. 5(b) further demonstrates the extracted maximum R V as a function of displacement for asymmetric detectors. The black dashed line represents the linear fitting result as follows:
It is obviously observed that all experimental data appears to fall on one fitting curve, informing the maximum R V linearly increases with W S ranging from 0 to 40 nm. Comparing to standard one with W S = 0, the asymmetric detector with W S = 40 nm achieves 155% improvement on responsivity.
Further, the NEP is evaluated from the experimental data of R V and the noise spectral density S V [17] , which is given by
where S V is the measured noise spectral density by using an Agilent 35670a signal analyzer. In order to avoid the low frequency 1 / f noise, the noise spectral density was measured at the modulating frequency of 3 KHz. It is seen that the magnitude of NEP is dramatically reduced when the gate bias increases from the sub-threshold to the inversion region. The lowest NEP value is achieved at the gate bias near the threshold voltage. Fig. 6(b) illustrates the extracted NEP value as a function of W S at three different gate biases. It is distinctly found that the NEP decreases rapidly with the increase of W S , while the noise of the transistors under the condition is usually attributed to the thermal noise from the channel resistance. For the standard detector with W S = 0, the NEP is about 30pW/ √ Hz at V GS = 0.4V, which is comparable to those in reported CMOS detectors operating at room temperature [19] , while for the detector with W S = 40 nm, the NEP value is reduced to 9 pW/ √ Hz, that is a 70% reduction on NEP comparing to the standard MOSFET structure. These experimental results indicate that the reduction of gate-source overlap area is effective in reducing noise-related characteristic of the detectors.
III. DEVICE SIMULATION AND DISCUSSION
To better understand the experimental results, TCAD simulation was performed to study the parasitic capacitance effect on the performance of the novel detectors by use of Cogenda VisualTCAD software. The Drift-Diffusion, Shockley-Read-Hall recombination, Fermi-Dirac, Low-Field mobility, Incomplete Ionization, and Doping Dependent mobility models are used in this simulation. The simulation structure of MOSFET is exactly the same as that of fabricated one. The channel length/width is 0.5µm/1µm and the gate oxide thickness is 3.9 nm. Fig. 7(a) shows the sub-circuit model structure of MOSFETs, which includes the main input parasitic capacitances in CMOS THz detector. When the THz signal is connected to the source terminal, the input equivalent capacitance C TS mainly consists of three components: Here, C GS , C BS and C DS are the gate-to-source, source-tobulk, drain-to-source capacitance respectively. C GS is mainly constituted by the parallel connection of spacer capacitor (C GS(spacer) ) and LDD capacitor (C GS(LDD) ). The AC smallsignal simulation was carried out to calculate C GS , C BS and C DS , respectively. In the simulation, a small-signal sinusoidal source with the frequency of 0.65 THz is applied on the related electrodes and Y-parameter values are extracted from simulation results. For example, as shown in Fig. 7(b) , when the AC small-signal is applied between the source and the gate terminals, the imaginary component of the Y 11 parameter between gate and source electrodes is obtained, then the capacitance C GS is evaluated by
where, ω is the angular frequency of the AC small-signal. It is noted that the THz signal is imported from the source terminal and the gate of the device is AC grounded, thus the capacitance C GD has no effect on the capacitance C GS in Equation (5). Fig. 9 shows the simulated gate-source overlap capacitance C GS and gate-drain overlap capacitance C GD as a function of W S at 0.65 THz. As expected, C GS is linearly reduced from 0.4 fF to 0.25 fF as the W S increases from 0 to 20 nm, while C GD almost keeps unchanged because the shifting source LDD has no impact on the gate-drain overlap area. Accordingly, the measured maximum responsivity is also enhanced linearly with the reduction of C GS , seen in the blue dot line in Figure 9 . This is due to the fact that the reduction of gate-source overlap capacitance by shifting LDD from the channel can effectively lower the source parasitic capacitance. As a result, input leakage through source parasitic capacitance is suppressed and the THz signal coupling to the channel is enhanced, leading to the significant improvement VOLUME 7, 2019 of responsivity. In addition, the thermal noise induced by channel resistance does not obviously increase with W S , therefore the significant increase in responsivity and little change in thermal noise enable the remarkable reduction in NEP characteristic, as shown in Fig. 6(b) . Table 2 compares the responsivity and NEP characteristics of the proposed CMOS THz detectors with the reported THz detectors using different technologies, including BiCMOS and advanced CMOS technologies. Thanks to the reduction of gate-source parasitic capacitance by shifting LDD region, the proposed THz detector acquires a higher responsivity with a lower NEP in standard cost-efficient CMOS technology, showing the significant advantages over the reported ones.
It should also be noticed that the excessive W S would cause no connection between the source and the channel, which could destroy the basic switch characteristic of MOSFET devices. Moreover, the increasing channel length due to excessive W S will degrade the responsivity and NEP properties. To avoid these problems, the maximum W S is limited to 40 nm in our work.
IV. CONCLUSION
We comprehensively studied the influence of gate-source capacitance on performance of CMOS THz detectors with various gate-source overlap areas. Based on standard 0.18 µm CMOS technology, a new asymmetric MOSFET process flow is proposed to reduce the gate-source overlapping area by adding a block in the NSD implantation mask. It is experimentally found that the responsivity and noise equivalent power are significantly improved by reducing the gate-source overlap area. For the integrated CMOS THz detectors working at 0.65 THz, the maximum R V and the minimum NEP at 0.65 THz radiation are 5.5 KV/W and 9 pW/ √ Hz, respectively. The improvement of voltage responsivity and noise-equivalent power can attain 155% and 70%, respectively by suppressing gate-source parasitic capacitance. The device simulation further reveals that the gate-source overlap capacitance is the dominated factor on the performance of the MOSFET THz detector. Reducing the gate-source overlap area can effectively mitigate the gate-source capacitance effect, thus significantly improves the voltage responsivity and noise equivalent power. These results inform that the asymmetric MOSFET structure by reducing gate-source overlap capacitance is a promising solution to achieve high-performance and low-cost on-chip THz detectors in standard CMOS technology.
